I'm studying Computer system architecture...

Discussion in 'Engineering Concepts' started by NEvara, Dec 10, 2008.

  1. NEvara

    NEvara New Member

    Joined:
    Dec 10, 2008
    Messages:
    1
    Likes Received:
    0
    Trophy Points:
    0
    ..and i'm in need of some sollution by tomorrow from the book of M.Morris Mano and some other
    1)Problem 2-11 p64 of the textbook
    Hint:synchronous clear implies that all flip-flops of the circuit must be reset, i.e. all q's should become 0, when the clock pulse arrives.since the flip-flops used are d-flip-flopsthe best way to do this is to submit a 0 at the D input of every flip-flop when the new synchronous clear line is set to 1 and wait for the clock..however make sure that the circuit operates as b4 when the synchronous clear line is set to 0.
    problem 2.11 from book include a synchronous clear capability to the register with parallel loadof figure 2-7
    2)problem 2-19 the following memory units r specified by the number of words times the number of bits per word.how many address lines & inputs-output data lines are needed in each case?a)2k*16;b)64k*8c)16M*32d)4G*64
    3)specify the number of bytes that can be stored in the memories listed in problem 2-19
    4)show the implentation of the 4-variable function Σ(0,3,5,7,13) using only only a 16 to 1 multiplexer can u suggesta general way 2 implement any function using the appropriate multiplexer?Hint use fixed values for the data inputs of the multiplexer.
    5)show the implementation of the 4 variable function Σ(0,3,5,7,13) using only a 4 to 16 decoder & only one gate of ur choice.can you suggest a general way to implement any function using this method?hint:use only some of the outputs of the decoder.
    if you can help me i'll be greatfull.

    Thanks
     
  2. neo_vi

    neo_vi Member

    Joined:
    Feb 1, 2008
    Messages:
    720
    Likes Received:
    16
    Trophy Points:
    18
    Occupation:
    Software engineer
    Location:
    Earth
    Home Page:
    http://computertipaday.blogspot.com
    U re studying computer architecture. But we can't answer for ur questions like we do in exams. Try to solve by ur own and if u get any problems in solving post that. Its the only way we can help.
     
  3. xpi0t0s

    xpi0t0s Mentor

    Joined:
    Aug 6, 2004
    Messages:
    3,009
    Likes Received:
    203
    Trophy Points:
    63
    Occupation:
    Senior Support Engineer
    Location:
    England
    Well 3 is really easy, I can't believe you can't get that one.
    (a) 2 kilobits * 16. That's 2048 rows of 16 bits. And the question is how many bytes can be stored. 2048 * 16 is the total number of bits, and there are 8 bits in a byte. So how many bytes is that?

    4 and 5 are probably both just a case of looking back in the text to see how they've done it with another function. Maybe they've shown E(2,4,6,8) or something as an example, you just need to tweak the dots.

    1 isn't clear what circuit it's talking about ("...make sure that the circuit operates as b4..."). But it does say "problem 2.11 from book include a synchronous clear capability", so have a look at problem 2.11 and see how it implements synchronous clear, then implement that within your own circuit. This should be fairly easy.

    2 again is probably just a case of looking back through the text to see how they've illustrated other memory layouts then fiddling with the numbers.

    The point of these questions is to make sure you've read and understood the text and to highlight areas you need to go back and read again. By asking us what the answers are you're completely missing the point, and doing yourself a disservice. Go back and read the text, which is what you should have done in the first place.
     

Share This Page

  1. This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
    By continuing to use this site, you are consenting to our use of cookies.
    Dismiss Notice